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PULSE FORMING 'OUT 00 I-' 
i 
A Q2 CIRCUIT 
[571 ABSTRACT 
Energy is recovered from an insulated gate semicon- 
ductor switch, such as a MOSFET, that is otherwise 
lost in the gate capacitance by producing a notch in the 
gate control voltage for an interval B following an 
interval A after initial application of a gate control 
voltage pulse for turning the switch on, and a notch for 
an interval C following termination of the gate control 
voltage pulse followed by interval D during which the 
switch is turned on again, where each interval is a per- 
iod AT given by 
A T = ?  
L, is the inductance (discrete and/or parasitic) in series 
with the gate electrode of the insulated gate semicon- 
ductor switch, and Ci, is the capacitance of that switch 
between its gate and source electrodes. The interval A T  
may be provided directly by timing in a pulse forming 
circuit for the gate control voltage applied, or adap- 
tively by sensing the gate voltage vg and comparing it 
with fixed progressively higher voltages vi, v2 and v3, 
where v2 is intermediate v1 and v3 which correspond to 
the lower and upper levels of vg as the switch is turned 
off and on. 
3 Claims, 3 Drawing Sheets 
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FIG. 5 illustrates a second embodiment of the pulse 
forming circuit of FIG. 1 using comparators to deter- 
mine the timing of the desired waveform. 
FIG. 6 illustrates waveforms in the second embodi- 
5 ment that will assist in understanding its operation. 
MONOLITHIC TRANSISTOR GATE ENERGY 
RECOVERY SYSTEM 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-5 17 (35 USC Referring to FIG. 1, a circuit is shown for recovering 
202) in which the Contractor has elected to retain title. 10 the energy normally lost by charging and discharging 
TECHNICAL FIELD gate capacitance of an insulated gate power semicon- 
ductor switch 10, such as metal-oxide semiconductor 
This invention relates to a System for recovering field-effect transistors (MOSFETs) or other insulated 
energy lost in the gate capacitance of an insulated gate gate field-effect transistors (IGFETs), during high fre- 
Power semiconductor switch, e& MOS gate field- 15 quency switching, for example, in a low voltage power 
effect transistors, Or MOSFETs, during high frequency converter or inverter. For illustration, an N-channel 
switching, and to extend operation to higher frequen- enhancement mode MOSFET is shown for low voltage 
cies. switching applications (typically 5 volts), although it 
could be any power semiconductor switch. A pulse 
20 forming circuit 12 produces a gate control waveform BACKGROUNDART 
It is common practice to employ FETs having insu- Vout in response to an input waveform V;, as shown in 
lated gates in switching converters and inverters. A the waveform timing diagram of FIG. 2. Transistors Q 1  
problem is that at low power significant energy is lost in and Q 2  are employed to switch the gate of the transistor 
the gate capacitance of the FETs. This loss is due to the 10 through series inductance Ls, i.e., to produce the 
fact that the insulated gate must be continually charged 25 ultimate voltage waveform vx used to actually control 
and discharged as the FET is turned on and off. the gate of the transistor 10. That series inductance is 
ne energy stored in the gate capacitance is $ 3 7 2 ,  shown schematically as a discrete inductor but may 
and v is the gate drive voltage. With conven- consist of parasitic inductance, in whole or in part. 
ciency is limited to 50%. Furthermore, with conven- and n-channel CMOS-type FETs to facilitate a circuit 
tional circuitry, of the gate energy is captured that will switch the voltage vx to VDD when Vout is high 
potential when Vx is low for the switching device 10 the gate drive source is at least CV2per switching cycle, illustrated as simply (-) for convenience. The capaci- and the corresponding power consumption is at least 35 tance of the switching device 10, illustrated by a capaci- 
tor C;, in dotted lines, is alternately charged from the CVzf, where f is the switching frequency. 
DETAILED DESCRIPTION OF THE 
INVENTION 
tional gate drive circuitry, the energy transfer effi- 3o The transistors Q1 and Q2 are illustrated as P-channel 
upon turn-off. Accordingly, the energy consumed from and to switch the vX to a Source Of reference 
However, if gate charging efficiency can be im- VDD through the inductance L, and discharged 
proved beyond the 50%, if a POr- to the of reference through the indue- 
Of the gate energy can be recovered upon turn-0ff, tance LS as the transistors Q1 and Q2 are alternately 
then gate drive power losses can be reduced. Besides 40 switched on. 
improving overall energy conversion efficiency, such 
an improvement will also enable increased frequency 
The waveform Vx contains zero-volt notches of spe- 
cific length and placement with respect to the input 
operation in those cases where gate losses are a signifi- 
cant portion of the switching losses. 
STATEMENT OF THE INVENTION 
timing signal vi, at the beginning and end of the usual 
drive signal, whereby the capacitance Cin is resonantly 
45 charged and discharged to recover energy from the 
capacitor during the notches, as will now be described. 
The internal gate capacitance of the switching device 
10 and the series inductance, which may be a discrete 
In accordance with the present invention, the gate 
Control System iS provided with a pulse forming circuit 
that produces a waveform having a zero-level notch element of may be partially parasitic in nature, form a 
near the beginning and the end of the commanded “on” 50 resonant circuit. The gate control waveform is high for 
period, and with series inductance that resonates the one time interval A and low for another time interval B 
gate capacitance as the semiconductor gate is being at the beginning the pulse V;,. The length of this inter- 
switched on and off so its energy can be recovered val A T  may be determined from the equation 
during the notches of the drive waveform. 55 
BRIEF DESCRIPTION OF THE DRAWINGS A T = ?  E 
FIG. 1 is a circuit diagram of a preferred embodiment 
of the invention using a pulse f0-g circuit for !Zener- which is a length of 60 electrical degrees of the resonant 
ating the desired gate control waveform for a power period. 
semiconductor switch. . During the time interval A, energy is transferred 
FIG. 2 illustrates voltage and a~rren t  waveforms at from the supply (not shown), at a voltage vDD fo both the 
indicated places of the circuit shown in FIG. 1. inductance L$ and the capacitance C j n  via transistor Q1 
FIG. 3 illustrates a first embodiment of the pulse which has been turned on by the pulse forming circuit 
forming circuit of FIG. 1 using timing elements for 65 12. The inductance conducts current in a sinusoidal 
generating the desired gate control waveform. manner (for 6W), shown in FIG. 2 by the waveform iL. 
During interval ,B, semiconductor switch Q 1  is turned 
forming circuit of FIG. 3. off and inductance current iL decays, also in a sinusoidal 
FIG. 4 is a timing diagram for operation of the pulse 
3 
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manner identical to a sinewave from 120' to 180', and progressively higher threshold voltages VI, v2 and v3 
all the energy formerly stored in the inductance LS is with which the gate voltage vg, shown in FIG. 1, is to 
transferred to the capacitance CiD This charges the gate be compared by comparators 21, 22, and 23. The out- 
UP to Supply voltage VDD, and this fully turns on the puts of these comparators are then combined by an OR 
semiconductor switch 10 as shown by the Waveform vg 5 gate 24, and gates 25 and 26, and a second OR gate 27 
in 2* At the time Of desired shutoff at interval c, to produce from the sensed gate voltage vg the precise 
the process is reversed, and the capacitance Cin begins for the notches in accordance with the 
discharging through transistor 42; the 
flows in the Opposite direction. By the end Of 
iL now waveforms of FIG. 6 where the first sensing of the 
threshold voltage v2 via comparator 22 will produce the D, the capacitor is discharged completely and the in- 10 
ductance has ceased conducting. Thus, the power semi- 
conductor switch 10 is turned off. 
is 
first notch after a Vi, pulse by driving Vout down. At 
that moment, comparator 21 determines that vg is 
greater than the threshold voltage v1 to enable the gate The power se~conductor switch transistor 
turned on fully for a total time less than the duration of that moment v2 is 
the pulse Vi,, by the length of the four intervals, A 15 greater than vg so the output of comparator 22 is also 
AND 25 via OR gate 24, but 
through D. At very high frequencies, this difference Positive to produce a positive pulse in the output signal 
might begin to be significant; in' which case the logic Vout for the time interval A. Then at the moment v2 is no 
circuit can be designed to add the required length to the longer greater than Vg, the output of the comparator 22 
gate control waveform V,. However, in many cases this goes down, and the signal Vout goes down until it is 
will not be signifcant; the rise and fall times being 2o sensed that vgis greater that v3, at which time the AND 
shorter than those met within existing practice. Because gate 26, enabled by Vi,, produces a positive signal Vout 
of the energy recovery, this innovation has a higher via the OR gate 27. 
efficiency and can operate at higher rates than conven- At the end of the pulse Vi,, the AND gate 26 is dis- 
tional switching circuits for a power semiconductor abled causing a notch for interval c, until it is sensed 
switch having an insulated gate FET. 25 that vg is less than v2 by the comparator 22, at which 
An example of a circuit for forming the waveform time the AND gate 25 is enabled to produce a positive 
vow, which in turn Produces the waveform v x ,  Will signal Voutvia the OR gate 27. At the end of interval D, 
now be described With reference to FIG. 3 for the aPPli- the comparator 21 senses that v, is no longer greater 
cation where the interval A T  is predetermined. Four than vi,, (which is then zero), and enabling the 
monostable multivibrators labeled OS (one-shot) A, B, 3o AND gate 25 via the OR gate 24. 
and are to time the intervals A$ B, and FIG. 6 accurately depicts operation of the adaptive 
. 
in 2* The positive going edge of the pulse 
triggers the Os A to produce a positive pulse QA Of pulse fo-g circuit shown in FIG. 5, even to the extent that vg is caused to charge (interval A) and then 
A at its Output terminal A as shown in 4* discharge (interval B) and the converse at the end of the 
That pulse is the 35 pulse Vi,. By thus causing the gate voltage vg to follow output of the OS A to the input of OS B. That triggers 
the intervals indicated, not only does energy recovery B. The output Q of the OS B and the input Vi, are 
the waveform Vout as shown in FIG. 4. voltage vg can operate the power semiconductor switch vi,, the procedure is 4.0 10 at higher rates than conventional gate driving cir- 
repeated for producing the intervals c and D in the cuits. Thus, by control of the charge and discharge 
output waveforms using OS C and OS D, but since the intervals of the gate capacitance Cin, and the use of a 
one-shots are triggered by a positive going edge of a resonant inductance LS in series, more efficient use is 
pulse signal, an inverter 14 is employed to couple the made of the energy stored in the resonant LC circuit, 
signal Vi, to the trigger input of the OS C. As is clearly 45 and this in turn allows for higher frequency switching 
evident from the waveforms Qc  and QD, what is re- of the insulated gate power semiconductor switch 10, be 
quired for the waveform Vout is a positive pulse for the i t  MOSFET, IGFET or any other FET having signifi- 
interval D. This is readily achieved by combining the cant capacitance at its gate that must be charged and 
output of the AND gate 13 with the output Q of the OS discharged. 
D through an OR gate 15 such that Vout is given by the 50 Although particular embodiments of the invention 
logic equation: have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
by 
the 0s B to produce at its output Q a pulse of interval the waveform shown, i*e*, to charge and discharge in 
applied to an AND gate 13 to produce the first part of have a higher efficiency, but also the controlling gate 
At the trailing edge of the 
vout= ~~,GB+QD. 
The intervals A, B, C and D are established a priori by 55 modifications and variations. 
the RC timing of the one-shots. In this embodiment, the 
intervals A, B, C and D are independent of the actual I claim: 
gate circuit parmeters; having been predetermined and 
set by the RC time constants of the one-shots, the inter- 
A pulse forming circuit for Of the gate Of an 
insulated gate %2JkXnductor switch having capaci- 
thus set for opt&um energy recovery may not be 60 tance between its source and gate electrodes, and induc- 
tance in series with its gate electrode comprising means 
for Producing a notch in an applied input control volt- 
age after an interval A fOllowing the initial application 
of the input control voltage for an interval B, and a 
65 notch for an interval C following termination of the 
applied input control voltage followed by a pulse of an 
interval D, where each interval is a period A T  given by 
precisely optimum if the should change due 
to temperature, aging, etc. To  provide optimum interval 
timing, the pulse fo-g circuit would have to be made 
adaptive to a changing situation, as will now be de- 
scribed with reference to FIGS. 5 and 6. 
Referring to FIG. 5, an adaptive pulse forming circuit 
is comprised of a voltage dividing network 20 in which 
the resistors Ri through R4 are selected to produce 
5 
A T = $  E 
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2. Apparatus as defined in claim 1 wherein said inter- 
vals, A, B, C and D are timed by timing circuits, each 
interval being equal to 
5 
where Ls is said series conductance and Cin is said ca- 
pacitance, comprising means responsive to the initial 
application Of said control input voltage for determin- 3. Apparatus as defined in claim 1 wherein said inter- 
ing said intervals A and B and means responsive to the vals A, B, C and D are determined by sensing the gate 
termination of said control input voltage for determin- lo voltage vg of said transistor and switching from interval 
ing said intervals and D, responsive to said A to interval B when said gate voltage vg reaches an 
intermediate threshold voltage v2 between off and on, intervals A and B for producing a notch after initial terminating said interval upon sensing said gate volt- 
application of said control input and Xileans age is no longer below a higher threshold voltage v3, 
responsive to said intervals C and D for producing a l5 switching to interval c upon sensing that the control 
notch after termination of said control input voltage, input voltage has terminated, switching to interval D 
whereby said notches at the leading and trailing ends of upon sensing that said gate voltage has dropped below 
said control input voltage to the gate of said transistor said threshold voltage v2, and terminating said interval 
D upon sensing that said gate voltage is no longer 
Of said intervals and switching said gate to an voftuges V I ,  v2 and v3 are progressively higher constant 
on level during intervals A and D and for the entire voltage levels. 
A T = $  E. 
switch said gate to an Off level during said notches 2O greater than a threshold voltage 
where soid ~hreshold 
period between intervals B and C. * * * * *  
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